

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/632,154	07/30/2003	Yi Ding	M-15230 US	1878	
7590 04/11/2005			EXAMINER		
Michael Shenker			NGUYEN, KHIEM D		
MacPHERSON	KWOK CHEN & HEII	D LLP			
Suite 226			ART UNIT	PAPER NUMBER	
1762 Technology Drive			2823	2823	
San Jose, CA 95110			DATE MAILED: 04/11/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

H.	f

## Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)
10/632,154	DING, YI
Examiner	Art Unit
Khiem D. Nguyen	2823

	Khiem D. Nguyen	2823	
The MAILING DATE of this communication appe	ars on the cover sheet with the o	orrespondence add	ress
THE REPLY FILED <u>25 March 2005</u> FAILS TO PLACE THIS AF		•	
1.  The reply was filed after a final rejection, but prior to or or this application, applicant must timely file one of the follow places the application in condition for allowance; (2) a Not a Request for Continued Examination (RCE) in compliant time periods:	the same day as filing a Notice of ving replies: (1) an amendment, aff tice of Appeal (with appeal fee) in a	Appeal. To avoid abaidavit, or other evider compliance with 37 C	nce, which FR 41.31; or (3)
a) The period for reply expires <u>3</u> months from the mailing date	of the final rejection.		
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire I Examiner Note: If box 1 is checked, check either box (a) or TWO MONTHS OF THE FINAL REJECTION. See MPEP 7	dvisory Action, or (2) the date set forth ater than SIX MONTHS from the mailin (b). ONLY CHECK BOX (b) WHEN THE 06.07(f).	g date of the final reject E FIRST REPLY WAS F	ion. ILED WITHIN
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of ex under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office late may reduce any earned patent term adjustment. See 37 CFR 1.704(b) NOTICE OF APPEAL	tension and the corresponding amount shortened statutory period for reply orig r than three months after the mailing da	of the fee. The approprinally set in the final Offi	iate extension fee ice action: or (2) as
<ol> <li>The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exte a Notice of Appeal has been filed, any reply must be filed AMENDMENTS</li> </ol>	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of th	ns of the date of ne appeal. Since
<ol> <li>The proposed amendment(s) filed after a final rejection,</li> <li>(a) They raise new issues that would require further co</li> <li>(b) They raise the issue of new matter (see NOTE below)</li> </ol>	nsideration and/or search (see NO	, will <u>not</u> be entered b TE below);	ecause
(c) They are not deemed to place the application in being appeal; and/or	ter form for appeal by materially re		the issues for
(d) They present additional claims without canceling a	corresponding number of finally rej	ected claims.	
NOTE: (See 37 CFR 1.116 and 41.33(a)).			
4. The amendments are not in compliance with 37 CFR 1.1	21. See attached Notice of Non-Co	mpliant Amendment	(PTOL-324).
5. Applicant's reply has overcome the following rejection(s)			
<ol> <li>Newly proposed or amended claim(s) would be al non-allowable claim(s).</li> </ol>	lowable if submitted in a separate,	timely filed amendme	ent canceling the
7.  For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is protected. The status of the claim(s) is (or will be) as follows: Claim(s) allowed: <u>none</u> . Claim(s) objected to: <u>none</u> . Claim(s) rejected: <u>1-17 and 30-38</u> .	will not be entered, or b)      will will will will will will will	II be entered and an e	explanation of
Claim(s) withdrawn from consideration: <u>none</u> .			
AFFIDAVIT OR OTHER EVIDENCE			
8. The affidavit or other evidence filed after a final action, bu because applicant failed to provide a showing of good an was not earlier presented. See 37 CFR 1.116(e).	d sufficient reasons why the affidav	vit or other evidence is	s necessary and
<ol> <li>The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to a showing a good and sufficient reasons why it is necessar</li> <li>The affidavit or other evidence is entered. An explanation</li> </ol>	vercome <u>all</u> rejections under appear y and was not earlier presented. S	al and/or appellant fai ee 37 CFR 41.33(d)(	ls to provide a 1).
REQUEST FOR RECONSIDERATION/OTHER	in or the states of the claims after el	nity is below of attacl	ieu.
<ol> <li>The request for reconsideration has been considered bu See Continuation Sheet.</li> </ol>			nce because:
<ul><li>12.  Note the attached Information Disclosure Statement(s).</li><li>13.  Other:</li></ul>	(PTO/SB/08 or PTO-1449) Paper N	lo(s)	
	W. DAVID COLEMA PRIMARY EXAMINI		

Continuation of 11. does NOT place the application in condition for allowance because: Applicant contends that Yaegashi's layers (106, 107) formed to provide the floating and control gates are not formed after the layer (106) formed to provide the select transistor gate and the Vpp-Tr gate as asserted by the Examiner. In response to Applicant's contention that Yaegashi does not disclose the floating gate and the control gate formed after the first layer formed to provide the select gate. Examiner respectfully disgrees. Applicant's claimed invention does not explicitly specify that the floating gate and the control gate formed after the first layer formed to provide the select gate. The first layer and one or more second layers as claimed by the Applicant do not limit to which material the layers are made of and how they are interrelated to each other. As discloses in (col. 8, lines 5-54 and FIG. 4A), Yaegashi clearly include a first and second polysilicon layers that provide the select gate (located in the select transistor) and the floating gate 106 and the control gate 107 for the memory cell. For this reason, Examiner holds the rejection proper.